Application Note 9853
Functional Descriptions
Voltage Reference
The HI5860/5960 has an internal 1.2V voltage reference with
a ± 40ppm/ o C drift coefficient over the industrial temperature
range. The REFLO pin (16) selects the reference. Access to
pin 16 is provided through the center pin of Jumper J3. This
jumper is labeled INT and EXT for internal or external
reference. The REFIO pin (17) provides access to the internal
voltage reference, or can be overdriven if the user wishes to
use an external source for the reference. The internal
Transformer Output
The evaluation board is con?gured with a transformer output
con?guration, shown in Figure 1. This con?guration was
chosen because it provides: even harmonic performance
improvement due to the differential signaling; ~12.5 ? R EQ
loading to each output of the DAC; drive impedance of 50 ?
for matching with a spectrum analyzer; and 2x voltage gain.
The output of this con?guration will be biased at zero volts
and have an amplitude of ~500mV (V OUT ) when the DAC is
con?gured to drive I OUTFS of 20mA.
reference was not designed to drive an external load. Notice
that a 0.1 μ F capacitor is placed as close as possible to the
HI5x60
V OUT = (2 x I OUTFS x R EQ )V
REFIO pin. This capacitor is necessary for ensuring a noise
free reference voltage. If the user wishes to use an external
reference voltage, jumper J1 must be in place and an external
voltage reference provided via SMA1, labeled ‘EXT REF’. The
recommended limits of the external reference are between
PIN 21
PIN 22
IOUTB
IOUTA
50 ?
100 ?
50 ?
50 ?
SPECTRUM
ANALYZER’S
INPUT
IMPEDANCE
15mV and 1.2V. Performance of the converter can be
expected to decline as the reference voltage is reduced due to
the reduction in LSB current size. If the user wishes to
amplitude modulate the DAC, the REFIO pin can be
overdriven with a waveform. The input multiplying bandwidth
of the REFIO input is approximately 1.4MHz when driving a
100mV signal into the REFIO pin, biased at 0.6V DC . The 3dB
BW reduces as this amplitude is increased. It is necessary
that the multiplying signal be DC offset so that the minimum
and maximum peaks are positive and below 1.2V. For the
external reference option, Jumper J3 must be changed so that
pin 16 of the DAC is tied to the supply voltage, which is the
EXT side of J3. The output current of the converter, IOUTA
and IOUTB, is a function of the voltage reference used and
the value of R SET (or R2) on the schematic.
Output Current
The output current of the device is set by choosing R SET
and V FSADJ such that the resultant of the following equation
is less than 20mA:
I OUT = 32 x V FSADJ /R SET.
REFIO (PIN 17) and FSADJ (PIN 18) of the DAC are the
inputs to an operational amplifier. The voltage at the
FSADJ pin (V FSADJ ) will be approximately equal to the
voltage at the REFIO pin, which will either be the value of
the internal or external reference. For example, using the
internal reference of (nominal) 1.2V and an R SET value of
1.91k ? results in an I OUT of approximately 20mA
(maximum allowed). Choose the output loading so that the
Output Voltage Compliance Range is not violated (-0.3 to
1.25V). If an external reference is chosen, it should not
exceed +1.2V.
The output can be con?gured to drive a load resistor, a
transformer, an operational ampli?er, or any other type of
output con?guration so long as the output voltage
compliance range and the maximum output current are not
violated.
3-2
FIGURE 1.
Sleep
The converter can be put into ‘sleep’ mode by connecting pin
15 of the DAC to either of the converter’s supply voltages.
The sleep pin has an active pulldown current, so the pin can
be left disconnected or be grounded for normal (awake)
operation. On the evaluation board, jumper J2 is provided for
controlling the sleep pin. Remove the jumper from J2 for
normal operation and replace it for sleep mode.
Power Supply(s) and Ground(s)
The user can operate from either a single supply or from
dual supplies. The supplies can be at different voltages. It is
important to note that the digital inputs cannot switch more
than 0.3V above the digital supply voltage. The evaluation
board contains two power supply connections, (analog)
AV DD1 and (digital) DV DD1 , each with their own ground wire.
Dual ground and power planes is the recommended
con?guration, with the ground planes connected at a single
point near the DAC.
Digital Inputs
The DAC is designed to accept CMOS inputs. The switching
voltage is approximately 1/2 of the digital power supply
voltage, so reducing the power supply can make the DAC
compatible to smaller levels. The digital inputs (data and
clock) cannot go +0.3V higher than the digital supply
voltage, else diode ESD protection can begin to turn on and
performance could be degraded. The clock source can be a
sine wave, with some degradation in performance. The
recommended clock is a square wave.
The timing between the clock and the data will affect spectral
performance and functionality. Minimum setup and hold
times are speci?ed in the datasheet to represent the point at
which the DAC begins to lose bits. Optimal setup and hold
相关PDF资料
HI7188EVAL EVALUATION PLATFORM HI7188
HI7190EVAL EVALUATION PLATFORM HI7190
HJ4-L-DC12V RELAY GEN PURPOSE 4PDT 5A 12V
HL2-HP-AC100V-F RELAY GEN PURPOSE DPDT 10A 100V
HLM01510Z16K50JJ RES 16.5K OHM 15W 5% WW
HMC1043-DEMO DEMONSTRATION BOARD FOR HMC1043
20021311-00034T1LF 集管和线壳 RCPT VT TH
HMC5843-DEMO BOARD DEMO FOR HMC5843
相关代理商/技术参数
HI5E 制造商:HUBBELL 功能描述:JACK, HI-IMPACT,5E,UNI,YL
HI5E30AA 制造商:Hubbell Premise Wiring 功能描述:
HI5EC 制造商:Hubbell Wiring Device-Kellems 功能描述:JACK, IN-LINE COUPLER,HI,5E,WH
HI-6010 制造商:HOLTIC 制造商全称:Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010_06 制造商:HOLTIC 制造商全称:Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010C 制造商:HOLTIC 制造商全称:Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010CM-01 制造商:HOLTIC 制造商全称:Holt Integrated Circuits 功能描述:ARINC 429 TRANSMITTER/RECEIVER FOR 8 BIT BUS
HI-6010CT 制造商:Holt Integrated Circuits 功能描述:ARINC 429 Transmitter/Receiver 28-Pin SBCDIP